

LPC-H2124 HEADER BOARD FOR LPC2124 ARM7TDMI-S MICROCONTROLLER

Features:

- MCU: LPC2124 16/32 bit ARM7TDMI-S™ with 256K Bytes Program Flash, 16K Bytes RAM, RTC, 4x 10 bit ADC 2.44 uS, 2x UART, I2C, SPI, 2x 32bit TIMERS, 7x CCR, 6x PWM, WDT, 5V tolerant I/O, up to 60MHz operation
- standard JTAG connector with ARM 2x10 pin layout for programming/debugging with ARM-JTAG
- two on board voltage regulators 1.8V and 3.3V with up to 800mA current
- single power supply: +5VDC required
- power supply status LED
- power supply filtering capacitor
- RESET circuit with external control of Philips ISP utility via RS232
- RESET button
- DBG jumper for JTAG enable
- BSL jumper for Bootloader enable
- JRST jumper for enable/disable external RESET control by RS232
- 10 Mhz crystal
- extension headers for all uC ports
- PCB: FR-4, 1.5 mm (0,062"), green soldermask, white silkscreen component print
- Dimensions: 76x55 mm (3.0x2.2")
- space between the pin rows: 48.26 mm (1.9")

Supported devices:

Philips Semiconductors Inc. LPC2124 16/32 bit ARM7TDMI-S™

JTAG interface:

The JTAG connector is 2x10 pin with 0,1" step and ARM recommended JTAG layout. PIN.1 is marked with square pad on bottom and arrow on top.

Note: to enable JTAG interface DBG jumper should be shorted at the time of POWER UP.

Important: when JTAG is enabled P1.16-P1.31 ports take their JTAG alternative function no matter of PINSEL1 register value, so during debugging with JTAG these ports are not available for the user program.

JTAG signals description:

PIN.1 (VTREF) Target voltage sense. Used to indicate the target's operating voltage to the debug tool.

PIN.2 (VTARGET) Target voltage. May be used to supply power to the debug tool.

PIN.3 (nTRST) JTAG TAP reset, this signal should be pulled up to Vcc in target board.

PIN.4,6, 8, 10,12,14,16,18,20 Ground. The Gnd-Signal-Gnd-Signal strategy implemented on the 20-way connection scheme improves noise immunity on the target connect cable.

PIN.5 (TDI) JTAG serial data in, should be pulled up to Vcc on target board.

PIN.7 (TMS) JTAG TAP Mode Select, should be pulled up to Vcc on target board.

PIN.9 (TCK) JTAG clock.

PIN.11 (RTCK) JTAG re-timed clock. Implemented on certain ASIC ARM implementations the host ASIC may need to synchronize external inputs (such as JTAG inputs) with its own internal clock.

PIN.13 (TDO) JTAG serial data out.


PIN.15 (nSRST) Target system reset.

PIN.17 (DBGREQ) Asynchronous debug request. DBGREQ allows an external signal to force the ARM core into debug mode, should be pull down to GND.

PIN.19 (DBGACK) Debug acknowledge signal. The ARM core acknowledges debug-mode in response to a DBGREQ input.

JTAG connector layout:

ARM_JTAG



(PCB TOP VIEW)

Copyright(c) 2004, OLIMEX Ltd., All rights reserved.

Development boards for ARM, AVR, MSP430 and PIC microcontrollers <http://www.olimex.com/dev>

Power supply:

Power supply is made with two LDO adjustable voltage regulators LM1117. Input voltage should be in range 5-9VDC. Watch out the polarity as schematic have no input protection diode and reversing the input power supply will be fatal for LPC2124 microcontroller

RS232 interface:

LPC2124 have two RS232 channels. They both are connected via MAX3232 IC and are available for use with RS232 levels. Channel 0 with TXD0 and RXD0 is used by the Bootloader program to program LPC2124 Flash memory without external programmer. Channel 1 is general purpose RS232 channel and may be used by user program. Channel 0 signals are available on SUB_D 9 pin connector.

RESET:

Reset circuit is made by simple external RC group. There is possibility to apply RESET externally via RS232 DTR signal (when JRST is shorted this feature is enabled) or by the small RESET pushbutton on the board.

Oscillator:


According to LPC2124 datasheets internal PLL will work with external crystal in range 10-25Mhz, however our test with 14.7456 Mhz crystal show that JTAG communication doesn't work properly on devices with above 10Mhz external crystal, so despite 14.7456Mhz crystal allows very convenient communication values we had to install 10Mhz crystal for this device. This makes programming with Philips ISP utility above 38400 bps impossible, but JTAG debugger works without problems, switching crystal to 14.7456Mhz makes ISP programming possible at higher speeds like 115Kbps but JTAG debugger works unreliable.

Bootloader:

The Bootloader program is enabled when BSL jumper is shorted at time of power up. In this case Bootloader takes the program control and user may download Flash memory with Philips


ISP programming utility. Note that if you want to run code in Flash memory BSL jumper should be open at time of power up, otherwise Bootloader will stay in control and will not allow program in Flash to run. The newer versions of Philips ISP utility use DTR signal as RESET control, if you want to use this feature jumper JRST should be shorted otherwise leave it open. (we recommend you when you use bootloader with Philips ISP utility to close both BSL and JRST jumpers, and when you run your code to leave these jumpers open). ISP utility allows many programming speeds to be chosen but with the 10Mhz crystal it works only up to 38400 bps.

Board layout:



Ordering codes:

LPC-H2124 - assembled and tested with
LPC2124 microcontroller



CON1_1	16	P1.16/TRNCEPKT0	P0.0/TX0B/PJMT0	19	TX0B	CON0_1
CON1_3	8	P1.18/TRNCEPKT1	P0.1/RX0B/PJMT3/EINT0	21	RX0B	CON0_3
CON1_5	4	P1.18/TRNCEPKT2	P0.2/SCLK/CPH0.0	22		CON0_4
CON1_6	4	P1.18/TRNCEPKT3	P0.3/S04/RS0B/CAH0.1	26		CON0_7
CON1_7	48	P1.20/TRNCEPKT0	P0.4/RS0B/CAH0.1	27		CON0_9
CON1_9	44	P1.21/PRESFAT0	P0.5/RS0B/MA10.1	29		CON0_11
CON1_13	40	P1.22/PRESFAT10	P0.6/RS0B/CPA0.2	30		CON0_13
CON1_15	36	P1.23/PRESFAT12	P0.7/SSELE0/PJMT2/EINT2	31		CON0_15
CON1_17	32	P1.24/TRNCECLK	P0.8/TX0I/PJMT4	33	TX0I	CON0_17
CON1_19	28	P1.26/EXTINT0	P0.9/RX0I/PJMT6/EINT3	34	RX0I	CON0_19
CON1_21	24	P1.27/TD0	P0.10/RTSI/CAH1.0	35		CON0_21
CON1_23	64	P1.28/TD1	P0.11/CTSI/CAH1.1	37		CON0_23
CON1_25	60	P1.29/TD1	P0.12/DSRI/MA11.0	38		CON0_25
CON1_27	62	P1.29/TD1	P0.13/OTRI/MA11.1	39		CON0_27
CON1_29	62	P1.30/TD1	P0.14/DCDI/EINT1	41	BSL	CON0_29
CON1_31	20	P1.31/TRST	P0.15/R11/EINT2	46		CON0_31
CON1_2	3	RST		46		CON0_2
CON1_4	5	RST		47		CON0_4
CON1_6	9	RST		53		CON0_6
CON1_8	11	RST		54		CON0_8
CON1_10	13	RST		55		CON0_10
CON1_12	15	RST		55		CON0_12
CON1_14	17	RST		1		CON0_14
CON1_16	19	RST		2		CON0_16
CON1_18	21	RST		3		CON0_18
CON1_20	23	RST		5		CON0_20
CON1_22	25	RST		9		CON0_22
CON1_24	27	RST		11		CON0_24
CON1_26	29	RST		13		CON0_26
CON1_28	31	RST		14		CON0_28
CON1_30	33	RST		15		CON0_30
CON1_32	35	RST		15		CON0_32
CON1_1	1	TX0OUT	P0.27/R1N0/CAH0.1/MA10.1	17		CON0_1
CON1_2	2	TX0OUT	P0.28/R1N1/CAH0.2/MA10.2	17		CON0_2
CON1_3	3	TX0OUT	P0.29/R1N2/CAH0.3/MA10.3	17		CON0_3
CON1_4	4	TX0OUT	P0.30/R1N3/EINT3/CAH0.0	17		CON0_4
CON1_5	5	TX0OUT		17		CON0_5
CON1_6	6	TX0OUT		17		CON0_6
CON1_7	7	TX0OUT		17		CON0_7
CON1_8	8	TX0OUT		17		CON0_8
CON1_9	9	TX0OUT		17		CON0_9
CON1_10	10	TX0OUT		17		CON0_10
CON1_11	11	TX0OUT		17		CON0_11
CON1_12	12	TX0OUT		17		CON0_12
CON1_13	13	TX0OUT		17		CON0_13
CON1_14	14	TX0OUT		17		CON0_14
CON1_15	15	TX0OUT		17		CON0_15
CON1_16	16	TX0OUT		17		CON0_16
CON1_17	17	TX0OUT		17		CON0_17
CON1_18	18	TX0OUT		17		CON0_18
CON1_19	19	TX0OUT		17		CON0_19
CON1_20	20	TX0OUT		17		CON0_20
CON1_21	21	TX0OUT		17		CON0_21
CON1_22	22	TX0OUT		17		CON0_22
CON1_23	23	TX0OUT		17		CON0_23
CON1_24	24	TX0OUT		17		CON0_24
CON1_25	25	TX0OUT		17		CON0_25
CON1_26	26	TX0OUT		17		CON0_26
CON1_27	27	TX0OUT		17		CON0_27
CON1_28	28	TX0OUT		17		CON0_28
CON1_29	29	TX0OUT		17		CON0_29
CON1_30	30	TX0OUT		17		CON0_30
CON1_31	31	TX0OUT		17		CON0_31
CON1_32	32	TX0OUT		17		CON0_32